⏸
▶
⏩
→
⇥
⏱
📁
💾
Schematic
💾
SystemVerilog
🔗
Credits Yosys2digitaljs (
DigitalJS
,
Marek Materzok
,
University of Wrocław
)
Write your code or load an example:
Load example code
// Write your modules here! module circuit(); endmodule
Synthesize and simulate!
Additional SystemVerilog files:
Optimize
FSM transform (experimental)
No FSM transform
FSM transform
FSM as circuit element
Merge more logic into FSM
+
-
scale
▶
←
→
range
–